

Generated Clocks Demo Script

Introduction

This demonstration provides high-level instructions on creating constraints for generated clocks and analyzing the timing reports of the generated clock.

Preparation:

- Required files: \$TRAINING_PATH/Generated_Clock/demo/KCU105/verilog
- Required hardware: None

Generated Clocks

Action with Description	Point of Emphasis and Key Takeaway
<ul style="list-style-type: none"> • Launch the Vivado™ Design Suite. • Unzip the project using the Tcl Console: <pre>exec unzip \$::env(TRAINING_PATH) / Generated_Clock/demo/KCU105/verilog.zip -d \$::env(TRAINING_PATH) / Generated_Clock/demo/KCU105/verilog</pre> 	
<ul style="list-style-type: none"> • Open the wave_gen.xpr project from the following directory: \$TRAINING_PATH/Generated_Clock/demo/KCU105/verilog 	
<ul style="list-style-type: none"> • Open the synthesized design. 	<ul style="list-style-type: none"> • You can open the synthesized design by using either: <ul style="list-style-type: none"> • Flow Navigator • Tcl Console • Horizontal toolbar
<ul style="list-style-type: none"> • Open and view wave_gen_timing.xdc. 	<ul style="list-style-type: none"> • How many clocks are created in the XDC? <ul style="list-style-type: none"> • wave_gen_timing has one created clock constraint on clk_pin_p.

Action with Description	Point of Emphasis and Key Takeaway
<ul style="list-style-type: none"> Enter <code>report_clocks</code> in the Tcl Console. 	<ul style="list-style-type: none"> <code>report_clocks</code> returns a table showing all the clocks in the design. How many clocks are returned from the <code>report_clocks</code> command? <ul style="list-style-type: none"> Four total clocks are returned from the command. You can observe that there are three generated clocks that are propagated from one primary clock.
<div> <pre> Clock Report Attributes P: Propagated G: Generated A: Auto-derived R: Renamed V: Virtual I: Inverted Clock Period(ns) Waveform(ns) Attributes Sources clk_pin_p 3.333 {0.000 1.666} P {clk_pin_p} clkfbout_clk_core 9.999 {0.000 5.000} P,G,A {clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKFBOUT} clk_out1_clk_core 5.000 {0.000 2.500} P,G,A {clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT0} clk_out2_clk_core 5.161 {0.000 2.580} P,G,A {clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1} ===== Generated Clocks ===== Generated Clock : clkfbout_clk_core Master Source : clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKIN1 Master Clock : clk_pin_p Edges : {1 2 3} Edge Shifts(ns) : {0.000 3.333 6.666} Generated Sources : {clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKFBOUT} Generated Clock : clk_out1_clk_core Master Source : clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKIN1 Master Clock : clk_pin_p Edges : {1 2 3} Edge Shifts(ns) : {0.000 0.833 1.667} Generated Sources : {clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT0} Generated Clock : clk_out2_clk_core Master Source : clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKIN1 Master Clock : clk_pin_p Edges : {1 2 3} Edge Shifts(ns) : {0.000 0.914 1.828} Generated Sources : {clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1} </pre> </div>	
<ul style="list-style-type: none"> What are generated clocks? <ul style="list-style-type: none"> Clocks are generated automatically when a primary clock propagates to a cell that generates new clocks. All these clocks can be described in XDC. 	

Action with Description	Point of Emphasis and Key Takeaway
<ul style="list-style-type: none"> View the details of the generated clocks in the <code>report_clocks</code> command output. 	<ul style="list-style-type: none"> In addition to the summary of clocks, the <code>report_clocks</code> command shows how each generated clock is generated. Master Source is the pin of the clock management cell that receives the input clock. Master Clock is the clock that propagated to the Master Source. The relationship between the master and generated clock is shown by: <ul style="list-style-type: none"> Multiply By, Divided By, or Edges, and Edge Shift.
<ul style="list-style-type: none"> Let's find out one of the generated clocks by using the master source as a pin. Enter <code>get_clocks -of_objects [get_pins clk_gen_i0/clk_core_i0/inst/mmcm_e3_adv_inst/CLKOUT1]</code> in the Tcl console. <ul style="list-style-type: none"> This command returns the generated clock <code>clk_out2_clk_core</code>. 	<ul style="list-style-type: none"> Clocks generated automatically by the tool are objects. Like all objects, they should be queried by using the available commands. The names of the clocks are not guaranteed to follow any naming convention and may vary between tool versions. The clock should be obtained through an object to which it is attached.
<ul style="list-style-type: none"> Selecting the path with <code>clk_out2_clk_core</code> as the path group. <ul style="list-style-type: none"> Here you can select any path, one such path is selected here as an example. Enter <code>report_timing -from [get_pins uart_tx_i0/uart_baud_gen_tx_i0/internal_count_reg[2]/C] -to [get_pins uart_tx_i0/uart_baud_gen_tx_i0/internal_count_reg[6]/D]</code> in the Tcl console. View the contents of the report. 	<ul style="list-style-type: none"> The requirement used for a path running on a generated clock is determined by the attributes of the generated clock. The clock used for both the source and destination flip-flop is running on the <code>clk_out2_clk_core</code>, which is the output of the MMCM running at 193.75 MHz.

Action with Description

Point of Emphasis and Key Takeaway

```
Slack (MET) :      4.340ns (required time - arrival time)
Source:           uart_tx_i0/uart_baud_gen_tx_i0/internal_count_reg[2]/C
                  (rising edge-triggered cell FDRE clocked by clk_out2_clk_core (rise@0.000ns fall@2.580ns period=5.161ns))
Destination:      uart_tx_i0/uart_baud_gen_tx_i0/internal_count_reg[6]/D
                  (rising edge-triggered cell FDSE clocked by clk_out2_clk_core (rise@0.000ns fall@2.580ns period=5.161ns))
Path Group:       clk_out2_clk_core
Path Type:        Setup (Max at Slow Process Corner)
Requirement:      5.161ns (clk_out2_clk_core rise@5.161ns - clk_out2_clk_core rise@0.000ns)
Data Path Delay:  0.664ns (logic 0.250ns (37.651%) route 0.414ns (62.349%))
Logic Levels:     2 (LUT3=1 LUT5=1)
Clock Path Skew:  -0.145ns (DCD - SCD + CPR)
Destination Clock Delay (DCD): -1.061ns = ( 4.100 - 5.161 )
Source Clock Delay (SCD):      -0.684ns
Clock Pessimism Removal (CPR): 0.232ns
Clock Uncertainty: 0.071ns ((TSJ^2 + DJ^2)^1/2) / 2 + PE
Total System Jitter (TSJ):     0.071ns
Discrete Jitter (DJ):          0.122ns
Phase Error (PE):              0.000ns
```

- Note:** The timing numbers may vary depending on the version of the Vivado Design Suite and the OS.

- View the source clock path and datapath delay from the report.

- Timing reports always start at primary clocks.
- Propagates forward to generated clocks, and then on to the clocked elements.
- The source clock path starts from clk_pin_p and propagates on to mmcm output CLKOUT1; i.e., the generated clock.

Location	Delay type	Incr(ns)	Path(ns)	Netlist Resource(s)
(clock clk_out2_clk_core rise edge)				
		0.000	0.000 r	
		0.000	0.000 r	clk_pin_p (IN)
net (fo=0)		0.000	0.000	clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
DIFFINBUF (Prop_DIFFINBUF_DIFF_IN_P_O)		0.393	0.393 r	clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
net (fo=1, unplaced)		0.001	0.394	clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
IBUFCTRL (Prop_IBUFCTRL_I_O)		0.000	0.394 r	clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
net (fo=1, unplaced)		0.785	1.179	clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
MMCM3_ADV (Prop_MMCM3_ADV_CLKIN1_CLKOUT1)		-4.855	-3.676 r	clk_gen_i0/clk_core_i0/inst/mmcm3_adv_inst/CLKOUT1
net (fo=1, unplaced)		0.325	-3.351	clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
BUFCE (Prop_BUFCE_I_O)		0.083	-3.268 r	clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
net (fo=149, unplaced)		2.584	-0.684	uart_tx_i0/uart_baud_gen_tx_i0/clk
FDRE				uart_tx_i0/uart_baud_gen_tx_i0/internal_count_reg[2]/C

FDRE (Prop_FDRE_C_Q)		0.115	-0.569 r	uart_tx_i0/uart_baud_gen_tx_i0/internal_count_reg[2]/Q
net (fo=7, unplaced)		0.175	-0.403	uart_tx_i0/uart_baud_gen_tx_i0/internal_count_reg_n_0[2]
LUT3 (Prop_LUT3_I2_O)		0.395	-0.308 r	uart_tx_i0/uart_baud_gen_tx_i0/internal_count[6]_i_2/O
net (fo=2, unplaced)		0.225	-0.083	uart_tx_i0/uart_baud_gen_tx_i0/internal_count[6]_i_2_n_0
LUT5 (Prop_LUT5_I0_O)		0.040	-0.043 r	uart_tx_i0/uart_baud_gen_tx_i0/internal_count[6]_i_1/O
net (fo=1, unplaced)		0.023	-0.020	uart_tx_i0/uart_baud_gen_tx_i0/internal_count[6]
FDSE				uart_tx_i0/uart_baud_gen_tx_i0/internal_count_reg[6]/D

Propagation starts at Primary Clock

Automatically Generated

Source Clock Delay

Arrival Time

- Note:** The timing numbers may vary depending on the version of the Vivado Design Suite and the OS.

Action with Description	Point of Emphasis and Key Takeaway
<ul style="list-style-type: none"> View the destination clock path timing. 	<ul style="list-style-type: none"> Like other setup checks, the destination clock delay starts at the next clock edge of the primary clock. Propagates to the generated clock and on to the destination flip-flop. The slack is required time – arrival time. Note that a minus sign is added by the tool which may cancel the minus of a negative number.
<pre> (clock clk_out2_clk_core rise edge) 5.161 5.161 r 0.000 5.161 r clk_pin_p (IN) net (fo=0) 5.161 clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I DIFFINBUF (Prop_DIFFINBUF_DIFF_IN_P_O) 0.237 5.398 r clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O net (fo=1, unplaced) 0.001 5.399 clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT IBUFCTRL (Prop_IBUFCTRL_I_O) 0.000 5.399 r clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O net (fo=1, unplaced) 0.746 6.144 clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1) -4.867 1.277 r clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1 net (fo=1, unplaced) 0.309 1.586 clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core BUFGCE (Prop_BUGCE_I_O) 0.075 1.661 r clk_gen_i0/clk_core_i0/inst/clkout2_buf/O net (fo=149, unplaced) 2.439 4.100 uart_tx_i0/uart_baud_gen_tx_i0/clk FDSE r uart_tx_i0/uart_baud_gen_tx_i0/internal_count_reg[6] clock pessimism 0.232 4.332 clock uncertainty -0.071 4.261 FDSE (Setup_FDSE_C_D) 0.059 4.320 ----- required time 4.320 arrival time 0.020 ----- slack 4.340 </pre>	
<ul style="list-style-type: none"> Note: The timing numbers may vary depending on the version of the Vivado Design Suite and the OS. 	

Action with Description	Point of Emphasis and Key Takeaway
<ul style="list-style-type: none"> From the Netlist window, select wave_gen > clk_gen_i0 and press <F4> to create a schematic. Click + in clk_gen_i0 to expand. Click + in clk_core_i0 to expand. Click + in the inst module to expand it. View the design schematic to analyze the logic for clk_samp (CLK). Why should clk_samp (CLK) be constrained? 	<ul style="list-style-type: none"> Examining these above source and destination paths using the schematic. A clock gate (BUFGCE/ BUFHCE) that is enabled periodically generates a decimated clock. The period of the generated clock is N times the period of the input clock if the gate is activated one out of N clocks. The timing engine cannot analyze the structure of the logic generating the CE and hence cannot automatically generate this clock. clk_samp (CLK) is an example for this. You have to manually create a constraint for this generated clock.
<ul style="list-style-type: none"> Enter the following command in the Tcl Console to manually create a constraint: <pre>create_generated_clock -name clk_samp -source [get_pins {clk_gen_i0/BUFGCE_clk_samp_i0/I }] -divide_by 32 [get_pins {clk_gen_i0/BUFGCE_clk_samp_i0/O }]</pre>	<ul style="list-style-type: none"> The generated clock can be manually generated with the <code>create_generated_clock</code> command. <code>create_generated_clock -name <name> -source <source> <relationship> <objects></code> <ul style="list-style-type: none"> <name> is the user-assigned name for the new clock. <source> is a port or pin that is associated with the clock to use as the reference clock. <relationship> is one of a number of options for specifying the relationship between the source clock and the generated clock. <objects> is the list of pins/ports/nets to attach the new clock to. Save the constraints. You can see the new constraint in wave_gen_timing.xdc to create generated clock <i>clk_samp</i>.
<ul style="list-style-type: none"> Enter <code>report_clocks</code> in the Tcl Console. 	<ul style="list-style-type: none"> Observe that clk_samp has been added under the generated clocks.
<ul style="list-style-type: none"> Run the Timing Summary report. 	

Action with Description

Point of Emphasis and Key Takeaway

Destination Clock Path				
Delay Type	Incr (ns)	Path (ns)	Location	Netlist Resource(s)
(clock clk_samp rise edge)	(r) 165.145	165.145		clk_pin_p
net (fo=0)	(r) 0.000	165.145		clk_gen_i0/clk_core_i0/inst/clk_in1_ibufds/I
DIFFINBUF		0.000		clk_gen_i0/clk_core_i0/inst/clk_in1_ibufds/DIFFINBUF_INST/DIFF_IN_P
DIFFINBUF (Prop DIFFINBUF_DIFF_IN_P_O)	(r) 0.237	165.382		clk_gen_i0/clk_core_i0/inst/clk_in1_ibufds/DIFFINBUF_INST/O
net (fo=1, unplaced)	0.001	165.383		clk_gen_i0/clk_core_i0/inst/clk_in1_ibufds/OUT
IBUFCTRL		0.000		clk_gen_i0/clk_core_i0/inst/clk_in1_ibufds/IBUFCTRL_INST/I
IBUFCTRL (Prop IBUFCTRL_I_O)	(r) 0.000	165.383		clk_gen_i0/clk_core_i0/inst/clk_in1_ibufds/IBUFCTRL_INST/O
net (fo=1, unplaced)	0.746	166.128		clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
MMCM3_ADV		0.000		clk_gen_i0/clk_core_i0/inst/mmcm3_adv_inst/CLKIN1
MMCM3_ADV (Prop MMCM3_ADV_CLKIN1_CLKOUT1)	(r) -4.867	161.261		clk_gen_i0/clk_core_i0/inst/mmcm3_adv_inst/CLKOUT1
net (fo=1, unplaced)	0.309	161.570		clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
BUFCE		0.000		clk_gen_i0/clk_core_i0/inst/clk_out2_buf/I
BUFCE (Prop BUFCE_I_O)	(r) 0.075	161.645		clk_gen_i0/clk_core_i0/inst/clk_out2_buf/O
net (fo=149, unplaced)	2.439	164.084		clk_gen_i0/clk_core_i0/inst/clk_out2_buf/O
BUFCE		0.000		clk_gen_i0/clk_core_i0/inst/clk_out2_buf/I
BUFCE (Prop BUFCE_I_O)	(r) 0.075	164.159		clk_gen_i0/clk_core_i0/inst/clk_out2_buf/O
net (fo=57, unplaced)	2.439	166.598		samp_gen_i0/clk_samp
FDRE		0.000		samp_gen_i0/speed_cnt_reg[14]
clock pessimism	0.385	166.983		
clock uncertainty	-0.071	166.912		
FDRE (Setup FDRE C D)	0.059	166.971		samp_gen_i0/speed_cnt_reg[14]
Required Time		166.971		

Period of Manually Generated Clock

Automatically Generated Clock

Manually Generated Clock

- Note:** The timing numbers may vary depending on the version of the Vivado Design Suite and the OS.

- Close the project and exit the Vivado Design Suite.

Summary

This demonstration illustrated how to create generated clock constraints and analyze the timing reports of the generated clocks.

References:

- Supporting materials
 - Vivado Design Suite User Guide: Using Constraints* (UG903)
 - Vivado Design Suite User Guide: Design Analysis and Closure Techniques* (UG906)